Simultaneous Voltage Scaling and Gate Sizing for Low-Power Design
نویسندگان
چکیده
This paper presents a new approach using simultaneous voltage-scaling and gate-sizing for low power without violating the timing constraints. We provide the problem formulation in this application, and propose algorithms for single voltagescaling, single gate-sizing, and their simultaneous manipulation. We target a globally optimal solution by showing how the power optimization is related to the maximum-weighted-independent-set (MWIS) problem. Experimental results on a set of benchmark circuits show that the simultaneous voltage-scaling and gate-sizing generates maximum power reduction. The average power savings range from 23% to 57% over all tested circuits, depending upon the circuit topology, underlying gate library and specific supply voltages.
منابع مشابه
Power Minimization by Simultaneous Dual-Kh Assignment and Gate-sizing
Gate-sizing is an effective technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V,h (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V,h assignment and gate-sizing t o minimize the total power dissipation while maintaining high performance. An accurate power dissipation model t...
متن کاملPower Minimization by Simultaneous Dual - Vth Assignment and Gate -
|Gate-sizing is an eeective technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V th (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V th assignment and gate-sizing to minimize the total power dissipation while maintaining high performance. An accurate power dissipation model ...
متن کاملDesign of Gate-Driven Quasi Floating Bulk OTA-Based Gm–C Filter for PLL Applications
The advancement in the integrated circuit design has developed the demand for low voltage portable analog devices in the market. This demand has increased the requirement of the low-power RF transceiver. A low-power phase lock loop (PLL) is always desirable to fulfill the need for a low power RF transceiver. This paper deals with the designing of the low power transconductance- capacitance (Gm-...
متن کاملGlitch Power Reduction for Low Power IC Design
Because of the rapid growth of portable electronics, high density integrated circuits with low energy consumption and low electromagnetic interference (EMI) at high speeds are needed. It is well known that dynamic power dissipation is directly related to the number of the signal transitions in the circuit. Functional signal transitions are desirable, where spurious transitions (or glitches), ca...
متن کاملSimultaneous Delay, Yield, and Total Power Optimization in Deep-submicron Cmos Technology Using Gate-sizing, Threshold Voltage Assignment, Nodal Control, and Technology Mapping
The aggressive scaling of CMOS technology below 90nm brings forth many great new physical challenges that must be addressed in the forefront of the design cycle. In addition to meeting the usual timing and dynamic/switching power budgets, designers must also now carefully consider issues such as leakage current/power, crosstalk noise, electromigration, IR drop, and even manufacturing process va...
متن کامل